

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/791,759	03/04/2004	Douglas J. Bonser	50432-645	5274	
7590 10/14/2005 McDERMOTT, WILL & EMERY			EXAMINER		
			TRAN, LONG K		
600 13th Street, N.W. Washington, DC 20005-3096			ART UNIT	PAPER NUMBER	
,			2818		
			DATE MAILED: 10/14/2005	DATE MAILED: 10/14/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
		10/791,759	BONSER ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Long K. Tran	2818	
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with	h the correspondence address	
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DOWNSIONS OF TIME MAILING DOWNSIONS OF THE MAILING DOWNSIONS OF THE MAILING DOWNSIAN OF THE MAILING THE	ATE OF THIS COMMUNIC 36(a). In no event, however, may a reposite apply and will expire SIX (6) MONT, cause the application to become ABA	ATION. Jly be timely filed HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).	
Status				
1)🖂	Responsive to communication(s) filed on <u>04 M</u>	larch 2004.		
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.			
3)	Since this application is in condition for alloward	nce except for formal matte	rs, prosecution as to the merits is	
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D.	11, 453 O.G. 213.	
Dispositi	on of Claims		•	
5)□ 6)⊠ 7)□	Claim(s) 1 - 7 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1 - 7 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o	wn from consideration.		
Applicati	on Papers			
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example 2.	epted or b) objected to b drawing(s) be held in abeyand ion is required if the drawing(s	e. See 37 CFR 1.85(a). i) is objected to. See 37 CFR 1.121(d).	
Priority u	ınder 35 U.S.C. § 119			
12)[] a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureausee the attached detailed Office action for a list	s have been received. s have been received in Ap rity documents have been r u (PCT Rule 17.2(a)).	plication No eceived in this National Stage	
2) Notic 3) Inform	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 3/4/04; 6/21/05.	Paper No(s).	mmary (PTO-413) /Mail Date ormal Patent Application (PTO-152) -·	

Application/Control Number: 10/791,759

Art Unit: 2818

DETAILED ACTION

Information Disclosure Statement

This office acknowledges of the following items from the Applicant:
 Information Disclosure Statements (IDS) filed on March 04, 2004 and on June 21,2005.

The references cited on the PTO -1449 form have been considered.

Specification

2. The specification has been checked to the extent necessary to determine the presence of possible minor errors. However, Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Meyer (US Patent No. 5,665,633).
- 5. Regarding claim **1**, Meyer discloses a method of fabricating a semiconductor device the method comprising:

forming a nitride polish stop Layer 44 (fig. 4; column 3, lines 41 – 43), at a thickness no greater, than 400 ANGSTROMS over a semiconductor substrate (note that

Page 3

"Layers 42 and 44 have substantially uniform thicknesses in a range of about 100-500 angstroms each. The combined thickness of layers 42 and 44 typically does not exceed about 1000 angstroms and is usually no more than 500 angstroms" (column 3, lines 45 – 49)), over a semiconductor substrate;

forming an opening in the nitride polish stop layer 44 and a trench 52/54 (fig. 5; column 3; lines 50 – 53) in the substrate;

filling the trench 52/54 with insulating material 62 (fig. 6; column 4, lines 6 – 15) forming an overburden on the nitride polish stop layer 44; and

polishing to form an upper planar surface stopping on the nitric polish stop layer, thereby forming a shallow trench isolation region 72/74 (fig. 7; column 4, lines 16 – 31).

Regarding claim **4**, Meyer discloses comprising forming a pad oxide layer 42 (fig. 4; column 3, line 43 – 45) on an upper surface of the semiconductor substrate 10, and forming the nitride polish stop layer 44 on the pad oxide layer 42.

Regarding claim **5**, Meyer discloses ion implanting impurities through the nitride polish stop/nitride gate dielectric layer 102 (fig. 11) to form impurity regions 1162/1164/1182/1184 (fig. 11) in the semiconductor substrate 10 adjacent the shallow trench isolation region 62 (fig. 11; column 4, lines 1 – 3 and lines 10 – 19).

Regarding claim 6, Meyer discloses removing the nitride polish stop layer 44 (column 4, lines 60 – 61);

forming a gate oxide layer 102 (fig. 9; column 4, lines 66 – 67 and column 5, lines 1 – 3) on the semiconductor substrate after removing the nitride polish stop layer 44; and

Art Unit: 2818

forming a gate electrode 112/116/118 (fig. 11; column 5, lines 3 – 5) on the gate oxide layer 102.

Regarding claim 7, Meyer discloses etching to remove part of an upper surface of the insulating material filling the trench so that the upper surface of the insulating material is substantially coplanar with the upper surface of the semiconductor substrate before removing the nitride polish stop layer (abstract; column 3, lines 1 – 35 and column 4, lines 16 – 20).

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims **2** and **3** are rejected under 35 U.S.C. 103(a) as being unpatentable over Meyer (US Patent No. 5,665,633).

Regarding claim 2, Meyer discloses the claimed invention of claim 1 and further teaches forming nitride polish stop layer at a thickness of 100 angstroms to 500 angstroms (column 3, lines 45 – 49). Meyer fails to teach the nitride polish stop layer at thickness 50 angstroms to about 100 angstroms as the instant claim.

However, it would have been obvious to one of ordinary skill in the art of making semiconductor devices to form the workable or optimal ranges for the nitride polish stop layer having modified thickness of 50 angstroms to about 100 angstroms through routine experimentation and optimization to obtain optimal device performance.

Regarding claim 3, Meyer discloses the claimed invention of claim 1 and further shows "Insulating layer 62 to remove portions of it overlying the polish stop layer 44". Meyer does not explicitly shows polishing to form the upper planar surface while removing no more than 20 angstroms of the nitride polish stop layer 44 as the instant claim.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust parameters of the polishing process to remove part of the polish stop layer no more than 20 angstroms as claimed to insure all insulating material of layer 62 that overlying the polish stop layer has been removed through routine experimentation and optimization to obtain optimal device performance.

Conclusion

- 8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Liu et al. (US Patent No. 6,248,641) and kepler et al. (US Patent No. 6,599,810) disclose a method of fabricating a semiconductor device similar to that of Meyer (US Patent No. 5,665,633).
- 9. A shortened statutory period for response to this action is set to expire e (three) months and 0 (zero) day from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see MPEP 710.02 (b)).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long K. Tran whose telephone number is 571-272-1797. The examiner can normally be reached on Mon-Thu.

Application/Control Number: 10/791,759

Art Unit: 2818

Page 6

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LKT

October 11, 2005

WARM